

TRIBHUVAN UNIVERSITY
INSTITUTE OF ENGINEERING
Examination Control Division
2081 Bhadra

Exam.	Regular		
Level	BE	Full Marks	80
Programme	BEX, BCT, BEI	Pass Marks	32
Year / Part	III / I	Time	3 hrs.

Subject: - Computer Organization and Architecture (CT 603)

- ✓ Candidates are required to give their answers in their own words as far as practicable.
- ✓ Attempt **All** questions.
- ✓ The figures in the margin indicate **Full Marks**.
- ✓ Assume suitable data if necessary.

1. Distinguish between computer organization and architecture. Explain instruction cycle state diagram with interrupt handling. [3+3]
2. Write down the code to evaluate $Y=(A-B/C*[D+(E*G)])$ in three address, two address, one address and zero address instruction format. [8]
3. Explain the data transfer instruction with example. Differentiate between Immediate and direct addressing modes. [4+4]
4. Write a microprogram for the fetch cycle and addition cycle. Explain the microinstruction format with example. [5+5]
5. What is pipelining? Describe four stage instruction pipeline. Explain the Flynn's classification of computer system. [1+4+4]
6. Draw a flowchart for Booth's multiplication algorithm for signed multiplication. Multiply -6X 7 using Booth's multiplication algorithm. [5+5]
7. Explain the floating-point addition and subtraction process with example. [3+3]
8. Describe the cache memory principles. Differentiate between direct mapping and set associative mapping. [3+5]
9. Compare and contrast between programmed I/O and interrupt driven I/O. Explain the CPU and IOP communication channel using diagram. [5+5]
10. Briefly discuss on inter-processor communication and synchronization. [5]

TRIBHUVAN UNIVERSITY
INSTITUTE OF ENGINEERING
Examination Control Division
2080 Bhadra

Exam.	Regular		
Level	BE	Full Marks	80
Programme	BEX, BEI, BCT	Pass Marks	32
Year / Part	III / I	Time	3 hrs.

Subject: - Computer Organization and Architecture (CT 603)

- ✓ Candidates are required to give their answers in their own words as far as practicable.
- ✓ Attempt All questions.
- ✓ The figures in the margin indicate Full Marks.
- ✓ Assume suitable data if necessary.

1. Discuss about the usage of a Multiple Hierarchical Bus Architecture over single bus system. [6]
2. Design a 1-bit ALU which can perform addition, AND, OR, and X-OR operations. Explain the different types of instruction formats. [4+4]
3. What is addressing mode? Explain about the different types of addressing modes with suitable example. [2+6]
4. Explain address sequencing with the help of a block diagram. Describe micro-instruction format in detail. [5+3]
5. Show that the Speedup factor for a Pipelined Processor is equal to the number of stages in a pipeline. Explain about the different types of conflicts that can be seen in a pipeline. [4+6]
6. Explain booth's algorithm. Multiply (9×-4) using Booth's multiplication algorithm. [4+6]
7. Compare restoring division algorithm with non restoring division algorithm. [6]
8. Explain direct Cache mapping technique with example. Explain different write policy techniques in cache memory. [7+3]
9. Explain three I/O techniques for input of a block of data. Show the role of I/O processor to assist the operation of the CPU. [6+4]
10. List out the characteristics of a Multiprocessor. [4]

TRIBHUVAN UNIVERSITY
INSTITUTE OF ENGINEERING
Examination Control Division
2081 Baishakh

Exam.	Back		
Level	BE	Full Marks	80
Programme	BEX, BCT, BEI	Pass Marks	32
Year / Part	III / I	Time	3 hrs.

Subject: - Computer Organization and Architecture (CT 603)

- ✓ Candidates are required to give their answers in their own words as far as practicable.
- ✓ Attempt All questions.
- ✓ The figures in the margin indicate Full Marks.
- ✓ Assume suitable data if necessary.

1. Explain instruction cycle state diagram. Describe PCI bus configuration. [3+3]
2. Write program for $N = ((P-Q \times R)/S) + ((T/U) + V \times W)$ using three address, two address, one address and zero address instruction format. Consider N, P, Q, R, S, T, U, V and W as memory locations. [8]
3. Write down the different types of addressing modes and explain each of them with advantages and disadvantages. [8]
4. Explain the micro instruction format. Difference between symbolic and binary micro instruction. [4+4]
5. Construct time-space diagram for four instructions with four-stage pipeline and show how pipelining reduces the execution time? Explain arithmetic pipeline for solving floating-point addition/subtraction. [5+5]
6. Draw the flowchart for Restoring Division. Divide $\frac{11}{5}$ using restoring division. [4+6]
7. Multiply $10 \times (-7)$ using Booth's multiplication algorithm. [6]
8. Explain in briefly the characteristics of a memory system. Differentiate between direct mapping and set associative mapping. [3+7]
9. Why IOP is used in input-output organization? With the help of a neat diagram, explain how DMA technique is used to transfer data in a computer system. [3+7]
10. Discuss about loosely-coupled and tightly-coupled architecture. [4]

TRIBHUVAN UNIVERSITY
INSTITUTE OF ENGINEERING
Examination Control Division
2080 Baishakh

Exam.	Back		
Level	BE	Full Marks	80
Programme	BEX, BEI, BCT	Pass Marks	32
Year / Part	III / I	Time	3 hrs.

Subject: - Computer Organization and Architecture (CT 603)

- ✓ Candidates are required to give their answers in their own words as far as practicable.
- ✓ Attempt All questions.
- ✓ The figures in the margin indicate Full Marks.
- ✓ Assume suitable data if necessary.

1. Define structure and function of a computer system. Draw instruction cycle state diagram with interrupt. [4+2]
2. Write down the code to evaluate $X = \frac{A - B + C \times (D \times E - F)}{G + H \times k}$ in three address, two address, one address and zero address instruction formats. [8]
3. What are the different types of addressing modes? Compare them with advantages and disadvantages. [2+6]
4. Differentiate between hardwired and micro programmed control unit. Explain with block diagram of micro programmed control unit. [5+5]
5. How can we prove that pipelining improves the performance of a computer? Explain the operation of instruction pipeline for processing four segment instruction cycle with the help of space-time diagram. [4+6]
6. Explain non-restoring division algorithm with flow chart and also divide 12/5 using same algorithm. [5+5]
7. Multiply -6×7 using Booths multiplication algorithm. [6]
8. What is set associative mapping? Explain how it combines the feature of direct and associated mapping technique. Explain different replacement algorithm techniques used in cache memory. [2+3+3]
9. Explain CPU-IOP Communication with diagram. Explain DMA controller with suitable block diagram. [5+5]
10. Explain the crossbar switch interconnection structure with block diagram. [4]

TRIBHUVAN UNIVERSITY
INSTITUTE OF ENGINEERING
Examination Control Division
2079 Bhadra

Exam.	Regular		
Level	BE	Full Marks	80
Programme	BEX, BEI, BCT	Pass Marks	32
Year / Part	III / I	Time	3 hrs.

Subject: - Computer Organization and Architecture (CT 603)

- ✓ Candidates are required to give their answers in their own words as far as practicable.
- ✓ Attempt All questions.
- ✓ The figures in the margin indicate Full Marks.
- ✓ Assume suitable data if necessary.

1. Explain about the structural and functional viewpoint of a computer. Explain different elements of bus design. [4+2]
2. Write a code for $X = ((A+B)/C) + (D - E)$ using three addresses, two addresses, one address and zero address instruction format. [8]
3. List out the different types of addressing modes and explain each of them with suitable example. [8]
4. Describe the operation of hardwired control unit with a typical block diagram. Explain the operation of microprogram sequencer used in microprogrammed control unit. [5+5]
5. Explain arithmetic pipelining with example. Describe different types of pipeline hazards with example. [4+6]
6. Draw the flowchart for Non-Restoring Division. Perform 13/5 using restoring division. [4+6]
7. Explain floating point addition and subtraction algorithm with an example. [6]
8. Describe how Set-Associative Mapping works in Cache memory mapping. Explain different write policy techniques in cache memory. [3+5]
9. Elaborate the roles of I/O interface in a computer system. Explain how data transfer is performed with programmed I/O technique with necessary diagram. [10]
10. Compare and contrast the interconnection structures used in multiprocessing environment. [4]

TRIBHUVAN UNIVERSITY
INSTITUTE OF ENGINEERING
Examination Control Division
2079 Baishakh

Exam.	Back		
Level	BE	Full Marks	80
Programme	BEX, BEI, BCT	Pass Marks	32
Year / Part	III / I	Time	3 hrs.

Subject: - Computer Organization and Architecture (CT 603)

- ✓ Candidates are required to give their answers in their own words as far as practicable.
- ✓ Attempt All questions.
- ✓ The figures in the margin indicate Full Marks.
- ✓ Assume suitable data if necessary.

1. What is performance balance and why it is required? Explain different elements of bus design. [2+4]
2. Describe the instruction cycle state diagram. Write down the code to evaluate $Y = (A-B+C)*(E+F/G)$ in three addresses, two address, one address and zero address instruction formats. [4+6]
3. List out the different types of addressing modes and explain them with suitable example for each. [8]
4. Differentiate between control memory and main memory. Draw the block diagram of Microprogram Sequencer for a control memory, explain its operations. [3+7]
5. What is vector processing? How pipelining improves the performance of a computer? Explain with an example. [10]
6. Explain restoring division algorithm. Use this algorithm to divide 31 (Dividend) by 13 (divisor). [8]
7. Explain floating point multiplication algorithm with an example. [6]
8. What do you mean by write policy? Discuss and differentiate direct mapping and associative mapping functions in cache design. [8]
9. What are the functions of I/O Module? Why priority interrupt is needed for data transmission between COU and I/O device. Explain the types of priority interrupt in detail. [10]
10. Compare and contrast the interconnection structures used in multiprocessing environment. [4]

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

37

38

39

40

41

42

43

44

45

TRIBHUVAN UNIVERSITY
INSTITUTE OF ENGINEERING
Examination Control Division
2078 Kartik

Exam.	Back		
Level	BE	Full Marks	80
Programme	BEX, BCT	Pass Marks	32
Year / Part	III / I	Time	3 hrs.

Subject: - Computer Organization and Architecture (CT 603)

- ✓ Candidates are required to give their answers in their own words as far as practicable.
- ✓ Attempt All questions.
- ✓ The figures in the margin indicate Full Marks.
- ✓ Assume suitable data if necessary.

1. Differentiate between computer organization and architecture. Compare and explain the bus structure of typical computer system. [2+4]
2. Write down the code for $Y = (A-B/C) \times (D+E \times G) / F$ using three address, two address, one address and zero address instruction format. [8]
3. Comparison between different types of addressing modes with its advantages and disadvantages. [10]
4. Write down the symbolic microprogram for fetch routine and addition execute routine. Explain with diagram the working of microprogram sequencer for control memory. [4+6]
5. How pipeline processing is done in an instruction pipeline? Explain four segment instruction pipeline with timing diagram. [3+5]
6. Describe the procedure for floating point addition and subtraction with help of flowchart and example. [6]
7. Draw the flowchart of Booth's multiplication algorithm and multiply -7×-10 using Booth's multiplication algorithm. [4+4]
8. Explain various mapping methods used in cache memory organization and compare each of them with example. [10]
9. Explain with block diagram of DMA controller. How DMA techniques is different from programmed Input-Output? [6+4]
10. Differentiate between tightly coupled multiprocessor and loosely coupled multiprocessor. [4]

TRIBHUVAN UNIVERSITY
INSTITUTE OF ENGINEERING
Examination Control Division
2078 Bhadra

Exam.	Regular		
Level	BE	Full Marks	80
Programme	BEX, BEL, BCT	Pass Marks	32
Year / Part	III / I	Time	3 hrs.

Subject: - Computer Organization and Architecture (CT 603)

- ✓ Candidates are required to give their answers in their own words as far as practicable.
- ✓ Attempt All questions.
- ✓ The figures in the margin indicate Full Marks.
- ✓ Assume suitable data if necessary.

1. Explain different types of bus arbitration and compare them. [6]
2. Explain different types of data manipulation instructions with example. [8]
3. Explain the component of CPU. Comparison between RISC and CISC architecture. [2+6]
4. Explain the organization structure of a microprogram control unit and the generation of control signals using microprogram. [10]
5. What is meant by hazard in pipelining? Explain with example data and control hazards in pipeline conflict. [4+6]
6. Explain the non-restoring division algorithm for division. Divide 10/5 using non-restoring division. [5+5]
7. Explain the floating point addition and subtraction process using flow chart. [3+3]
8. Explain Least Recently Used (LRU) replacement algorithm in case of hit and miss with suitable example. [8]
9. Differentiate between isolated and memory mapped Input-output. Explain with block diagram of DMA transfer in a computer system. [4+6]
10. Compare and contrast the interconnection structures used in multiprocessor system. [4]

TRIBHUVAN UNIVERSITY
INSTITUTE OF ENGINEERING
Examination Control Division
2076 Chaitra

Exam.	Regular		
Level	BE	Full Marks	80
Programme	BEX, BCT	Pass Marks	32
Year / Part	III / I	Time	3 hrs.

Subject: - Computer Organization and Architecture (CT 603)

- ✓ Candidates are required to give their answers in their own words as far as practicable.
- ✓ Attempt All questions.
- ✓ The figures in the margin indicate Full Marks.
- ✓ Assume suitable data if necessary.

1. Draw the instruction cycle state diagram with example. [6]
2. Write down the code to evaluate $Y = (A - B/C) * [D + (E * G)]$ in three address, two address, one address and zero address instruction formats. [8]
3. Define addressing modes. Mention the different types of addressing modes and comparison between them. [2+6]
4. How address of micro instruction is generated by next address generator in control unit? Explain with suitable diagram. [8]
5. Explain four stage instruction pipeline and also draw a time-space diagram for four segments having six tasks. [10]
6. Explain the Booth's algorithm for multiplication. Multiply $10 \times (-5)$ using Booth's multiplication algorithm. [5+5]
7. Comparison between restoring and non-restoring division algorithms with example. [6]
8. Define cache mapping techniques. Explain direct mapping technique with suitable diagram. Why replacement algorithm is necessary in associative mapping? Justify. [2+4+4]
9. Comparison between program I/O, Interrupt driven I/O and direct memory access. Why data communication processor is required in an I/O organization. [8+2]
10. Discuss about hypercube interconnection network with example. [4]

TRIBHUVAN UNIVERSITY
INSTITUTE OF ENGINEERING
Examination Control Division
2076 Ashwin

Exam.	Back		
Level	BE	Full Marks	80
Programme	BEX, BCT	Pass Marks	32
Year / Part	III / I	Time	3 hrs.

Subject: - Computer Organization and Architecture (CT 603)

- ✓ Candidates are required to give their answers in their own words as far as practicable.
- ✓ Attempt All questions.
- ✓ The figures in the margin indicate Full Marks.
- ✓ Assume suitable data if necessary.

1. What is PCI? Explain the design goals and performance metrics for a computer system regarding its organization and architecture. [1+5]
2. Write the arithmetic statement $Y=(W+X)*(Y-Z)$ using Zero, One, Two and Three address instruction format. [8]
3. Explain the different types of addressing modes and compare each of them. [8]
4. Explain block diagram of micro-programmed control organization. Describe various fields in micro-instruction format with diagram showing different fields. [4+6]
5. Describe the hazard in a pipeline. Explain the different types of hazards. How can these be overcome? [2+4+2]
6. Write an algorithm of booth multiplication. Perform 8×4 using booth multiplication algorithm. [10]
7. Differentiate between restoring division and non-restoring division and non-restoring division algorithm. [6]
8. Describe cache operation in briefly. Explain about associative mapping technique. Give reasons why replacement algorithm is not required in direct mapping technique. [2+6+2]
9. Explain the DMA operation with block diagram. How does DMA have request over the CPU when both request a memory transfer? [8+2]
10. Discuss about tightly-coupled multiprocessor with block diagram. [4]

TRIBHUVAN UNIVERSITY
INSTITUTE OF ENGINEERING
Examination Control Division
2075 Chaitra

Exam.	Regular / Back		
Level	BE	Full Marks	80
Programme	BEX, BCT	Pass Marks	32
Year / Part	III / I	Time	3 hrs.

Subject: - Computer Organization and Architecture (CT 603)

- ✓ Candidates are required to give their answers in their own words as far as practicable.
- ✓ Attempt All questions.
- ✓ The figures in the margin indicate Full Marks.
- ✓ Assume suitable data if necessary.

1. Define computer architecture. Discuss the limitations of using single bus system to connect different devices. What does width of address bus represent in a system? [2+2+2]
2. Design an 2-bit ALU that can perform subtraction, AND, OR and XOR. [8]
3. Write a code for $Y=(A+B)/C + D/(E \cdot F)$ using three address, two address, one address and zero address instruction format. [8]
4. Differentiate hardwired and micro-programmed control unit. Draw and explain block diagram of micro-programmed sequencer for control memory. [10]
5. Derive expression showing speed up ratio equals number of segments in pipeline. Discuss in detail about data dependency problem that arises in pipelining along with its solution. [3+5]
6. Write an algorithm for non restoring division. Perform the 10/3 using restoring division algorithm. [3+7]
7. Multiply -6×-11 using Booths Multiplication algorithm. [6]
8. Write characteristics of memory system? Suppose main memory has 64 blocks and cache memory has 8 blocks when 10 blocks of main memory are used, show how mapping is performed in direct mapping technique. [4+6]
9. Explain three reasons behind the requirement of I/O interfaces. Why memory address spaces are reduced memory mapped I/O ? Describe DMA controller with suitable block diagram. [3+2+5]
10. Explain inter-processor synchronization with example. [4]

Exam.	Back		
Level	BE	Full Marks	80
Programme	BEX, BCT	Pass Marks	32
Year / Part	III / I	Time	3 hrs.

Subject: - Computer Organization and Architecture (CT603)

✓ Candidates are required to give their answers in their own words as far as practicable.

✓ Attempt All questions.

✓ The figures in the margin indicate Full Marks.

✓ Assume suitable data if necessary.

1. Explain instruction cycle state diagram with interrupt. [6]
2. Write codes using 3, 2, 1 and 0 address instruction formats to perform given operation. [8]

$$X = (A * B / C) - (D + E / F)$$
3. Describe various fields in microinstruction format. Explain about the sequencing techniques used in microinstruction format with necessary diagram. [10]
4. Explain microinstruction format showing all the fields in detail. Write symbolic microprogram for fetch cycle. [10]
5. Explain arithmetic pipeline with an example of 4 segments. Describe different types of array processing. [6+4]
6. Write an algorithm flow chart and hard ware design of restoring division with example. [10]
7. Draw a flow chart for floating point multiplication algorithm. [4]
8. Explain about associative mapping technique. Give reasons why replacement algorithm is required in associative mapping technique? [8]
9. Explain the block diagram of DMA controller and also explain how DMA is used to transfer data from peripheral. [10]
10. Differentiate between tightly coupled multiprocessors and loosely coupled multiprocessors. [4]

Exam.	Regular		
Level	BE	Full Marks	80
Programme	BEX, BCT	Pass Marks	32
Year / Part	III / I	Time	3 hrs.

Subject: - Computer Organization and Architecture (CT603)

- ✓ Candidates are required to give their answers in their own words as far as practicable.
- ✓ Attempt All questions.
- ✓ The figures in the margin indicate Full Marks.
- ✓ Assume suitable data if necessary.

1. Explain instruction cycle state diagram with interrupt. [6]
2. Write a code for $Y = A/(B+C) + (D+E)*F$ using three address, two address, one address and zero address instruction format. [8]
3. Explain different types of data manipulation instructions with examples. [10]
4. Why is micro-programmed control unit more flexible as compared to hardwired control unit? Explain the sequencing technique used in control memory. [10]
5. Explain the function of four segment pipeline and also draw a space diagram for four segment pipeline with example. [10]
6. Write an algorithm for division of floating point number. [4]
7. Explain Booth algorithm of multiplication with hardware implementation diagram and multiply-10×6. [10]
8. Explain major characteristics of memory. Explain LRUC (Least Recently Used) replacement policy with example. [8]
9. Why I/O processor is necessary in an input-output organization? Explain about DMA control with necessary diagram. [10]
10. Design for 4×4 omega switching network and show the switch setting required to connect input 3 to output 1. [4]

Exam.	New Back (2066 & Later Batch)		
Level	BE	Full Marks	80
Programme	BEX, BCT	Pass Marks	32
Year / Part	III / I	Time	3 hrs.

Subject: - Computer Organization and Architecture (CT603)

- ✓ Candidates are required to give their answers in their own words as far as practicable.
- ✓ Attempt All questions.
- ✓ The figures in the margin indicate Full Marks.
- ✓ Assume suitable data if necessary.

1. What do you mean by interconnection structure? Explain different types of interconnections indeed required in Computer Architecture. [2+4]
2. Write a code for $Y = A * (B + D / C) + (G * E) / F$ using three addresses, two address, one address and zero address instruction format. [8]
3. Following instructions are given: [10]
 - i) LDA 2000H
 - ii) MVI B, 32H
 - iii) STAX D
 - iv) MOV A, B

Which addressing modes are used in the above instructions? Explain briefly about them.
4. Explain microinstruction format used in microprogramming Control unit and write micro program for fetch cycle. [6+4]
5. Explain in detail how the arithmetic pipeline increases the performance of a system. [7]
6. "RISC has the ability to use efficient instruction pipeline". Justify the statement. [3]
7. Explain signed binary division algorithm. Use the non-restoring division algorithm to divide 15 by 4. [8]
8. Explain floating point addition and subtraction algorithm with example. [6]
9. Describe how set associative mapping combines the feature of direct and associated mapping technique. Explain different write policy techniques in cache memory. [5+3]
10. Why input-output processor is needed in an input-output organization? How does a computer know which device issued the interrupt; if multiple devices, how does the selection take place? [5+5]
11. Describe how the multiprocessor systems increase the performance level and reliability. [4]

36 TRIBHUVAN UNIVERSITY
INSTITUTE OF ENGINEERING
Examination Control Division
2072 Chaitra

Exam.	Regular		
Level	BE	Full Marks	80
Programme	BEX, BCT	Pass Marks	32
Year / Part	III / I	Time	3 hrs.

Subject: - Computer Organization and Architecture (CT603)

- ✓ Candidates are required to give their answers in their own words as far as practicable.
- ✓ Attempt All questions.
- ✓ The figures in the margin indicate Full Marks.
- ✓ Assume suitable data if necessary.

1. Define computer architecture and computer organization. How can we maintain a performance balance between processor and memory? Discuss the limitations of using single bus system to connect different devices in any given system. [2+2+2]
2. What do you mean by instruction format? Write codes for given operation using 3-, 2-, 1- and 0- address instruction format. [4+8]

$$X = (A - B * F) * C + D / E$$
3. Differentiate between RISC and CISC. [6]
4. What factors cause micro-programmed control unit to be selected over hardwired control unit. Explain with relevant block diagram, how address of control memory is selected in micro-programmed control unit. [3+7]
5. Describe Flynn's classification. Explain control pipeline hazard and its solutions. [4+6]
6. Explain Booth's multiplication hardware algorithm with diagram. Multiply -5×-9 using Booth's multiplication algorithm. [5+5]
7. Draw the flowchart for division of floating point numbers. [4]
8. Draw the memory hierarchy. Explain direct cache mapping with its merits and demerits. [2+6]
9. Differentiate between Isolated I/O and Memory-mapped I/O. Describe DMA controller with suitable block diagram. [4+6]
10. Discuss about inter process synchronization with the suitable mechanism? [4]

Exam.	New Back (2066 & Later Batch)		
Level	BE	Full Marks	80
Programme	BEX, BCT	Pass Marks	32
Year / Part	III / I	Time	3 hrs.

Subject: - Computer Organization and Architecture (CT603)

- ✓ Candidates are required to give their answers in their own words as far as practicable.
- ✓ Attempt All questions.
- ✓ The figures in the margin indicate Full Marks.
- ✓ Assume suitable data if necessary.

1. Differentiate between computer architecture and computer organization. Explain the computer functions with different cycles. [3+3]
2. Write a code for $Y = (A+B)*(C+D)+G/E*F$ using three address, two address one address and zero address instruction format. [8]
3. Mention the different types of addressing mode and compare each other. [10]
4. Explain the address sequencer with the help of a block diagram. Explain about microinstruction format in detail. [5+5]
5. Define pipeline and explain its types. Describe different pipeline hazards with example. [4+6]
6. Draw the flowchart for restoring division method. [4]
7. Explain Booth multiplication algorithm. Multiply -6×12 using Booths algorithm. [4+6]
8. Draw the memory hierarchy. Explain Associative Cache Mapping with example. [2+6]
9. What are the different types of priority interrupt? Explain the communication between CPU and IOP with necessary block diagram. [4+6]
10. Explain about multiprocessor and multiprocessing in brief. [4]

36 TRIBHUVAN UNIVERSITY
INSTITUTE OF ENGINEERING
Examination Control Division
2071 Chaitra

Exam.	Regular		
Level	BE	Full Marks	80
Programme	BEX, BCT	Pass Marks	32
Year / Part	III / I	Time	3 hrs.

Subject: - Computer Organization Architecture (CT603)

- ✓ Candidates are required to give their answers in their own words as far as practicable.
- ✓ Attempt All questions.
- ✓ The figures in the margin indicate Full Marks.
- ✓ Assume suitable data if necessary.

1. What are the major differences between computer architecture and computer organization? What does the width of data bus and address bus represent in a system? Why is bus hierarchy required? [2+2+2]
2. Explain the general organization of register in CPU. Describe the operation of LD (load) instruction under various addressing modes with syntax. [6+4]
3. What are the different types of instructions? How can you perform $X = (A+B) \times (C+D)$ operation by using zero, one, two and three address instruction format. Assume A, B, C, D, X are memory address. [3+5]
4. What is address sequencing? Explain the selection of address for control memory with its block diagram. [3+7]
5. Explain the Arithmetic pipeline and instruction pipeline with example. [10]
6. Draw the flowchart for floating point Division. [4]
7. Design a booth multiplication algorithm hardware. Multiply 5 and -6 using booth multiplication algorithm. [4+4]
8. Explain cache organization. Explain the cache mapping techniques with example. [4+6]
9. Highlight the role of I/O interface in a computer system. Describe the drawbacks of programmed I/O and interrupt driven I/O and explain how DMA overcomes their drawbacks. [4+6]
10. How can multiprocessor be classified according to their memory organization? Explain. [4]

37 TRIBHUVAN UNIVERSITY
INSTITUTE OF ENGINEERING
Examination Control Division
2071 Shawan

Exam.	New Back (2066 & Later Batch)		
Level	BE	Full Marks	80
Programme	BEX, BCT	Pass Marks	32
Year / Part	III / I	Time	3 hrs.

Subject: - Computer Organization and Architecture (CT603)

- ✓ Candidates are required to give their answers in their own words as far as practicable.
- ✓ Attempt All questions.
- ✓ The figures in the margin indicate Full Marks.
- ✓ Assume suitable data if necessary.

1. What do you understand by Bus Interconnection? What are the driving factors behind the need to design for performance? [2+4]
2. Explain Instruction Format with its types? Illustrate the code to evaluate to evaluate: $Y = (A+B) * (C+D)$ using three address, two address, one address and zero address instruction formats. [2+6]
3. Describe the instruction cycle state diagram? Design a 2-Bit ALU that can perform addition, AND, OR operations. [3+3]
4. Explain the organization of a control memory. Discuss the microinstruction format with the help of a suitable example. [4+6]
5. Discuss about parallel processing? How parallel processing can be achieved in pipelining, explain it with time-space diagram for four segments pipeline having six tasks. [4+6]
6. Write down the detail algorithm of Booth Multiplication. Illustrate the multiplication of (9) and (-3) using 2's complement method. [5+5]
7. What is Memory Hierarchy and why it is formed in computer system? Explain the Direct cache memory mapping technique using organization diagram and appropriate example. [2+6]
8. What are the functions of I/O Module? What is the purpose of priority interrupt; explain priority interrupt types with key characteristics. [3+7]
9. Differentiate the following [4x3]
 - a. RISC and CISC
 - b. Restoring and Non-Restoring Division
 - c. Crossbar Switch and Multistage Switching Network

01/10

36 TRIBHUVAN UNIVERSITY
INSTITUTE OF ENGINEERING
Examination Control Division
2070 Chaitra

Exam.	Regular		
Level	BE	Full Marks	80
Programme	BEX, BCT	Pass Marks	32
Year / Part	III / I	Time	3 hrs.

Subject: - Computer Organization and Architecture (CT603)

- ✓ Candidates are required to give their answers in their own words as far as practicable.
- ✓ Attempt All questions.
- ✓ The figures in the margin indicate Full Marks.
- ✓ Assume suitable data if necessary.

1. Explain the interconnection of CPU with Memory and I/O devices along with different operations over them. [3+3]
2. Write down the $Y = A/B + (C \times D) + F(H/G)$ equation in three address, two address, one address and zero address instruction. [8]
3. Mention the different types of addressing modes. Compare each of them with algorithm as well as advantages and disadvantages. [10]
4. Differentiate between hardwired and micro-programmed control unit. How does a sequencing logic work in micro-programmed control unit to execute a micro-program? [4+6]
5. Explain the arithmetic pipeline and instruction pipeline with example. [10]
6. Explain the non-restoring division along with its algorithm, flowchart and example. [8]
7. Explain the Booth algorithm and multiply $Y = 8 \times 9$ using Booth algorithms. [6]
8. Mention the characteristics of computer memory. Differentiate between associative mappings and set associative mapping with example. [3+5]
9. How does DMA overcome the problems of programmed I/O and interrupt-driven I/O techniques? Explain. [5]
10. Why IOP is use in I/O organization? Explain. [5]
11. Explain the characteristics of multiprocessors. [4]

Exam.	New Batch (2006 & Later Batch)		
Level	BE	Full Marks	80
Programme	BEX, BCT	Pass Marks	32
Year / Part	III / I	Time	3 hrs.

Subject: - Computer Organization and Architecture (CT603)

- ✓ Candidates are required to give their answers in their own words as far as practicable.
- ✓ Attempt All questions.
- ✓ The figures in the margin indicate Full Marks.
- ✓ Assume suitable data if necessary.

1. What is performance balance and why is it required? Explain different elements of bus design. [6]
2. Define the addressing mode and explain the different types of addressing modes with example. [10]
3. What are the stages of ALU design? Explain with the example of 2-bit ALU performing addition, subtraction, OR and XOR. [8]
4. What are the differences between hardwired implementation and micro-programmed implementation of control unit? Explain with steps involved when you are designing micro-program control unit. [4+6]
5. What is instruction hazard in pipeline? What is the four segment instruction pipeline? Explain with example. [2+8]
6. How division operation can be performed? Explain with its hardware implementation. [10]
7. Draw a flowchart of floating point subtraction. [4]
8. What are the major differences between different cache mapping techniques? Suppose main memory has 32 blocks and Cache memory has 8 blocks when 10 blocks of main memory are used, show how mapping is performed in direct mapping technique. [6+2]
9. Differentiate between programmed I/O, interrupt-driven I/O and direct memory access (DMA). [10]
10. Explain the interprocessor synchronization with example. [4]

37 TRIBHUVAN UNIVERSITY
INSTITUTE OF ENGINEERING
Examination Control Division
2069 Chaitra

Exam.	Regular		
Level	BE	Full Marks	80
Programme	BEX, BCT	Pass Marks	32
Year / Part	III / I	Time	3 hrs.

Subject: - Computer Organization and Architecture (CT603)

- ✓ Candidates are required to give their answers in their own words as far as practicable.
- ✓ Attempt All questions.
- ✓ The figures in the margin indicate Full Marks.
- ✓ Assume suitable data if necessary.

1. Differentiate between computer organization and architecture. What do you mean by bus interconnection? [3+3]
2. What are the different types of instruction formats? Explain with example. [10]
3. Define data manipulation instruction. Explain the logical and bit manipulation instruction with mnemonic code. [3+5]
4. What is address sequencing in control unit? Explain with necessary figure. [10]
5. What is vector processing? How pipelining improves the performance of a computer? Explain with example. [10]
6. Explain the restoring division algorithm and hardware design with example. [10]
7. Draw the flowchart of floating point multiplication. [4]
8. What is cache memory? What are the different ways the cache can be mapped? Explain with example. [2+6]
9. What are the functions of I/O Module? Why priority interrupt is needed for data transmission between CPU and I/O device. Explain the types of priority interrupt in detail. [10]
10. Compare and contrast the interconnection structures used in multiprocessing environment. [4]
